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Abstract: Digital design is an amazing and very broad field. The applications of digital design are present in our daily life, including 
Computers, calculators, video cameras etc. In fact, there will be always need for high speed and low power digital products which makes 
digital design a future growing business. Low power and high speed is challenging work in processor design.   Implementing   power 
optimization on all components of the processor is a choice.  One of the most basicoperational units in theprocessor is an (Arithmetic 
logic unit) ALU.  ALU is a critical component of a microprocessor and is the core component of central processing unit. Furthermore, it 
is the heart of the instruction execution portion of every computer. It has the capability of performing a number of Arithmetic and logical 
operations such as addition, subtraction, complement, bit shifts and magnitude comparisons. Hence the speed, circuit delay, layout 
density, and power consumption trade-off is important for the portable digital system designers. This paper proposed to design and 
compare different parameters like low power, number of transistors and high speed of ALU’s .It compares the conventional CMOS ALU 
with Pseudo NMOS logic and  MOS Logics. These different circuit parameters are compared with TANNER 13.1 using IBM SCN 
CMOS 65nm technology at room temperature. Results of comparison are shows that the Pseudo NMOS logic requires a lower number of 
transistors and performs well in terms of delay other than remaining architectures.  
Keywords –ALU (Arithmetic Logic Unit), CMOS, PSUEDO NMOS, CLOCKED CMOS ( MOS) 
1-INTRODUCTION 
Integrated circuit technology is the enabling technology for a whole host of innovative devices and systems that have 
changed the way we live. In the past ,them a jor concerns of the   VLSI  designer  were  area,  performance,  cost  and 
reliability. In recent years, however, this has begun to change and increasingly power is being given comparable weight 
to are a and speed considerations .Several factors have contributed to this trend .Perhaps the primary driving factor has 
been the remarkable success and growth of the   class  of   personal  computing  devices  like  portable desktops,  audio  
and   video-based  multimedia  products, wireless communications systems like personal digital assistants and personal 
communicators which demand high- speed computation   and complex functionality  with l o w   power consumption. Now,   
building   low-power   VLSI   systems   has emerged as highly in demand because of the fast growing technologies in 
mobile communication and computation. The battery technology does not advance at the same rate as the microelectronics 
technology. There is a limited amount of power available for the mobile systems. So designers are faced with more 
constraints: high speed, high throughput, small silicon area, and at the same time, low-power consumption.  
The ALU is the core in DSP and ASIC where this used in Comparison, convolution, correlation, and digital filters. An 
ALU   combines a variety of arithmetic and   logic operations into a single unit.  For examples, a typical ALU might perform 
additional, subtraction, AND, OR, and XOR operations.  Since    the   architecture of   ALU    has   several implications on 
power consumption, delay,   and area,   then how to organize the operations is a problem. In this paper, we are mainly 
concern with the power consumption, its performance in terms of delay and transistor count of the ALU.   Hence proper 
choice of ALU architecture is needed when the design is targets for low power and high speed 
2-LOW POWER & HIGH SPEED 
Power can be minimize that either system level or architecture level or algorithm level or micro architecture level or gate 
level or circuit level. Here, we made an attempt to reduce the power at circuit level. It is not a straight forward task to 
calculate power of a system as it is involved in all the IC design stages beginning with the system behavioral description 
and ending with the fabrication and packaging process. In some of these stages there are guidelines that are clear and there 
are steps to follow that reduce power consumption, such as decreasing the power-supply voltage. While in ot her stages 
there are no clear steps to follow, so statistical or probabilistic heuristic methods are used for it. But basically in a CMOS 
circuits the majority of energy dissipation is given by, 1483 
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Where N number of nodes 
T number of transitions 
Here four factors, that can be reduced to achieve low energy per addition, are the number of  nodes, the nodal 
capacitance ,the power supply voltage and the number of transition so neach node .There are three major components of 
power dissipation in CMOS circuits[2]: 
1)  Switching Power:  Power consumed by the circuit node capacitances during transistor switching. 
2) Short Circuit Power: Power consumed because of the current flowing from power supply to ground during transistor 
switching. 
3) Static Power: Due to leakage and static currents 
The first two components are referred to as dynamic power.  Dynamic power constitutes the majority of the power 
dissipate din CMOS VLSI circuits. It is the power dissipated during charging or discharging the load capacitances of a 
given circuit. It depends on the input pattern that will either cause the transistors to switch (consume dynamic power)  
ornot to switch(no dynamic power consumed) at every clock cycle. It is given by the following 
 
 . 
Where fclk denotes the system clock frequency, VIswing  is the voltage swing at node i(ideally equal to VDD),Ciload is 
the load capacitance at node i, αi is the activity factor at node i,and Iisc andIare the short circuit and leakage  currents , 
respectively. 
  To operate at a higher speed the average delay time should be very less for all the functions. But the gate delay 
depends on the capacitive load of the gate. The dominant term in power dissipation of CMOS circuits is the power required 
to charge or discharges the capacitance in the circuit. Thus by reducing capacitance we can decrease the circuit delay and 
power dissipation. Capacitance is in turn a function of logic cells being used in the design. There   is   currently increased   
interest   in   NMOS   pass transistor based cells because they appear to reduce the capacitance compared to their static 
CMOS. 
3. ALU DESIGN 
That  all  the  instructions in an  ALU  performs can  be accomplished through basic  operations such  as Addition, 
Subtraction, AND, OR,  NOT,  XOR  and  Clear. In this paper, we are concentrating on the effects of ALU architectures 
have on power consumption and its speed.  Therefore,  we  design  an  ALU   that   is  1-bit width   and  capable  of  the  
basic   operations  with   the  three different architectures. Adder is one of the most basic components of arithmetic circuits 
and is usually on the critical path.  Therefore, adders have received a lot of attentions from researchers.  
 
 
Table 1: ALU Characterization Table 
The adder circuit plays a key role in the implementation of ALU architecture. In order to design the Arithmetic Logic Unit, 
ALU, the following procedures have been used as the general guideline. The first step States the specification of the 
CIN  CLK  F0  F1  ENA  ENB  INVA  FUNCTION 
0  1  0  1  1  0  0  A 
0  1  0  1  0  1  0  B 
0  1  0  1  1  0  1   
0  1  1  0  1  1  0   
0  1  1  1  1  1  0  A+B 
1  1  1  1  1  1  0  A+B+1 
1  1  1  1  1  0  0  A+1 
1  1  1  1  0  1  0  B+1 
1  1  1  1  1  1  1  B-A 
1  1  1  1  1  0  1  -A 
0  1  0  0  1  1  0  A&B 
0  1  0  1  1  1  0  A|B 
0  1  0  1  0  0  0  0 
1  1  0  1  0  0  0  1 
0  1  0  1  0  0  1  -1 IJECSE,Volume1,Number 3  
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desired functions of ALU by using truth table and any other means whereas possible. The next step is the Minimize or 
transform it to the desired logic gates like XOR, XNOR, AND, and so on.in the further process schematic for the logic 
diagram from S-edit can be extracted to simulate the functionality. After the design has been verified, the design will be 
implemented into transistors and its layout can extracts for the fabrication. 
4. CMOS LogicALU : 
CMOS logic gates use complementary arrangements of N-channel and P-channel Field effect transistors. CMOS uses 
almost no power in the static state (i.e. when inputs are not changing). A CMOS gate draws no current other than leakage 
when in a steady 1 or 0 states. When the gate switches states, current is drawn from the power supply to charge the 
capacitance at the output of thegate.CMOS devices were well-adapted to battery-operated systems with simple power 
supplies.  CMOS  gates  can  also tolerate  much  wider  voltage  ranges  than  TTL  gates because the logic thresholds  are 
(approximately) proportional to power supply voltage, and not the fixed levels required by bipolar circuits. The extremely 
small capacitance of the on-chip wiring, caused an increase in performance by several orders of magnitude. 
 
Fig 1: Block Diagram Representation for CMOS Logic 
 Here the schematic diagram of conventional CMOS circuits is given. In S-Edit of Tanner the schematic diagram of this circuit is 
as explained diagrammatically. 
 1485 
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Fig 2: Schematic Representation of CMOS ALU 
 
Fig 3: Simulated Results of CMOS ALU Circuit 
5.Pseudo NMOS Logic 
Pseudo- NMOS –logic requires n+ 1 transistor for n-input function. It can be easily realized by replacing the PUN in 
CMOS with a resistive load or with grounded single PMOS transistor. It requires pull-up transistor be weaker than pull-
down network to reduce the charge leakage and sharing problems. It can have static power dissipation but faster in the 
execution of the output for the provided inputs. 
 
 
Fig 4: Schematic Representation for Pseudo NMOS ALU Circuit 
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Fig 5: Simulated Results of Pseudo NMOS ALU Circuit 
6.Clocked Cmos Logic 
In integrated  circuit design, dynamic  logic (or  sometimes clocked  logic)  is  a  design  methodology  in combinatorial 
logic circuits, particularly those implemented in MOS technology. It is distinguished from the so-called static logic by 
exploiting temporary storage of information in stray and gate capacitances. Dynamic logic circuits are usually faster than 
static counterparts, and require less surface area, but are more difficult to design, and have higher power dissipation. When 
referring to a particular logic family, the dynamic adjective usually suffices to distinguish the design methodology,  
 
 
 
Fig 6: Schematic Representation of   ALU Circuit 
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Fig 7: Simulated Results of   ALU 
7. RESULTS 
 
Till  now,Ihave  designed  1-bit  ALU  separately  using  CMOS  ,  PSUEDO  NMOS  &  CLOCKED  CMOS 
logics.Performance Parameters of Basic logic gates was indicated in Table -1.. In accordancewith the results, it 
showsthat  Psuedo  NMOS  and  Clocked  CMOS  logic    circuits  havegreater  speed  than  CMOS  circuits.Also 
Ihaveimplemented4-bitALUusingCMOS  anditsresults  are  shownin  table  2.  Now,I  amimplementing  4-bitALU 
separately using CMOS andother logics to have theadvantageof greater speed of other logics. We have performed the 
simulator of the above ALUcircuits by using TANNER in 65 nm CMOS technology.The supply voltage we have 
considered is 1V.The output of different functional waveforms  as shown in above figures.Actually we have not 
considered the environment setup required for the circuits to test driving capability and loading effect.We look for the 
high speed and low power dissipated type of ALU architecture.here we are giving the details of time delay,transistor 
count,delay and the power dissipated for each mode of circuit. 
 
Gate Name  CMOS  Pseudo NMOS   
#Tr  Delay 
(ns) 
Power 
Dissipation 
 (w) 
#Tr  Delay 
(ns) 
Power 
Dissipation (w) 
#Tr  Delay 
(ns) 
Power 
Dissipation 
(w) 
INVERTER  2  0.22  5.08e-009  2  0.20  5.44e-006  4  0.13  4.88e-009 
NAND  4  0.34  8.66e-009  3  0.31  1.55e-006  6  0.14  6.03e-009 
NOR  4  0.12  7.56e-009  3  0.11  3.64e-006  6  0.11  8.14e-009 
AND  6  0.14  1.12e-008  5  0.10  1.07e-005  8  0.19  1.21e-008 
OR  6  0.11  1.50e-008  5  0.08  6.52e-006  8  0.08  1.45e-008 
XOR  16  .010  4.76e-008  12  0.15  9.10e-006  24  0.31  3.70e-008 
3NAND  6  0.42  5.68e-009  4  0.11  5.11e-007  8  0.18  3.63e-009 
3AND  8  0.16  8.12e-009  6  0.14  1.11e-005  12  0.12  1.30e-008 
Table 2: performance Parameters of different  Logic gates 
 
ALU   #Tr  Time Delay 
(nS) 
Power dissipation 
 (W) 
CMOS  166  1.2  2.27E-007 
Pseudo NMOS 
 
134  0.5  1.6E-004 
  268  0.5  3.61E-007 
Table 3: Comparison Results of Different ALU Architectures 
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8. Conclusion and Future work 
 
Here the comparison of different type of ALU is done by taking the power dissipation, time delay and the number  of   
transistors   used  in  account.  The SPICE simulation result shows that the Pseudo NMOS ALU is best as far as the power 
dissipation is concerned. But when the turn time delay comes it has been seen that the both Clocked CMOS and Pseudo 
NMOS.   The power dissipated in the Pseudo NMOS ALU is around30%below that of conventional CMOS ALU and the 
speed of Clocked CMOS Logicis2.5timesfast than conventional CMOS ALU. This work gives us basics of design circuit 
by own. So, we are trying to develop an technique to reduce the power dissipation and time delay. 
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